

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

5-13-02

Priority Application Serial No. 09/146,115
Priority Filing Date September 2, 1998
 Inventor Robert Kerr et al.
 Assignee Micron Technology, Inc.
Priority Group Art Unit 2825
Priority Examiner C. Lytle
 Attorney's Docket No. MI22-1987
 Title: Methods of Contacting Lines and Methods of Forming an Electrical Contact in a
 Semiconductor Device

INFORMATION DISCLOSURE STATEMENT

References - - See attached Form PTO-1449

11002 U.S. PTO
 10/098659
 03/12/02


In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed to the United States patents and other references listed on the attached Form PTO-1449. No admission is made regarding whether all the submitted references are prior art.

The listed references were cited by, or submitted to, the Office in the parent, co-pending application of the above-identified application. The above-identified application is a continuation application of co-pending Application Serial No. 09/146,115, filed September 2, 1998, upon which the above-identified application relies for a priority date under 35 U.S.C. §120. Such prior disclosure is sufficient for the above-identified application as far as copies of the references are concerned. 37 C.F.R. §1.98(d) and MPEP §609(2).

Citation of these references is respectfully requested.

Respectfully submitted,

Date: 3-12-02


D. Brent Kenady
Reg. No. 40,045
Wells St. John P.S.
601 W. First Avenue, Suite 1300
Spokane, WA 99201-3828
(509) 624-4276

Form PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. MI22-1987	SERIAL NO. Filed Herewith	
LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)				APPLICANT Robert Kerr et al.		
				FILING DATE Filed Herewith	GROUP Unknown	
U.S. PATENT DOCUMENTS						
*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
	AA	5,166,096	Cote et al.			
	AB	5,814,886	09/98	Mano		
	AC	5,895,269	04/99	Wang et al.		
	AD	5,600,170	02/97	Sugiyama et al.		
	AE	5,990,524	11/99	En et al.		
	AF	5,874,359	02/99	Liaw et al.	438	640
	AG	5,707,883	01/98	Tabara	437	40
	AH	5,686,331	11/97	Song	437	41
	AI	5,960,318	09/99	Peschke et al.	438	637
	AJ	5,747,359	05/98	Yuan et al.	437	186
	AK	5,946,578	08/99	Fujii	438	300
	AL	5,763,321	06/98	Ohshima et al.	438	618
FOREIGN PATENT DOCUMENTS						
	Document Number	Date	Country	Class	Subclass	Translation
						Yes No
	AM					
	AN					
	AO					
	AP					
	AQ					
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)						
	AR	Shenai, K., "A high-density, self-aligned power MOSFET structure fabricated using sacrificial spacer technology" Electron Devices, IEEE Transactions on Electron Devices, Vol. 39, Issue 5, May 1992, pgs. 1252-1255				
	AS	Wolf, S. "Silicon Processing for the VLSI Era," Vol. 3: The Submicron MOSFET, Lattice Press 1995, pgs. 634-636.				
	AT	Stanley Wolf, Ph.D., "Silicon Processing for the VLSI Era," Volume 3: The Submicron MOSFET, Lattice Press, 1995, pgs. 136-138 and 232-234				
EXAMINER				DATE CONSIDERED		
<p>*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.</p>						



Form PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. MI22-1987	SERIAL NO. Filed Herewith		
LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)				APPLICANT Robert Kerr et al.			
				FILING DATE Filed Herewith	GROUP Unknown		
U.S. PATENT DOCUMENTS							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
	AA	5,206,187	04/93	Doan et al.	437	192	
	AB	5,731,610	03/98	Rhodes	257	309	
	AC	5,162,890	11/92	Butler	257	306	
		5,173,752	12/92	Motonami et al.	257	309	
	AE	5,272,367	12/93	Dennison et al.	257	306	
	AF	5,317,193	05/94	Watanabe	257	774	
	AG	5,444,003	08/95	Wang et al.	437	31	
	AH	5,510,648	04/96	Davies et al.	257	657	
	AI	5,547,892	08/96	Wuu et al.	437	52	
	AJ	5,552,620	09/96	Lu et al.	437	195	
	AK	5,612,240	03/97	Chang	437	44	
	AL						
FOREIGN PATENT DOCUMENTS							
		Document Number	Date	Country	Class	Subclass	Translation
							Yes No
	AM						
	AN						
	AO						
	AP						
	AQ						
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)							
	AR		Gray & Meyer, "Analysis and Design of Analog Integrated Circuits", Third Edition, John Wiley & Sons, Inc., 1993, pg. 169				
	AS						
	AT						
EXAMINER				DATE CONSIDERED			
<p>*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.</p>							

Form PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. M122-1987	SERIAL NO. Filed Herewith		
LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)				APPLICANT Robert Kerr et al.			
				FILING DATE Filed Herewith	GROUP Unknown		
U.S. PATENT DOCUMENTS							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
	AA	5,652,174	07/97	Wuu et al.	437	60	
	AB	5,668,021	09/97	Subramanian et al.	438	282	
	AC	5,710,450	01/98	Chau et al.	257	344	
	AD	5,736,441	04/98	Chen	438	255	
	AE	5,808,320	09/98	Dennison	257	68	
	AF	5,811,350	09/98	Dennison	438	597	
	AG	5,885,890	03/99	Dennison	438	597	
	AH	5,243,219	09/93	Katayama	287	740	
	AI	5,912,492	06/99	Chang et al.	257	344	
	AJ	5,897,350	04/99	Lee et al.	438	238	
	AK	5,891,780	04/99	Hasegawa et al.	438	278	
	AL	5,864,155	01/99	Melzner	257	306	
FOREIGN PATENT DOCUMENTS							
		Document Number	Date	Country	Class	Subclass	Translation
							Yes No
	AM						
	AN						
	AO						
	AP						
	AQ						
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)							
	AR						
	AS						
	AT						
EXAMINER				DATE CONSIDERED			
<p>*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.</p>							

Form PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. M122-1987	SERIAL NO. Filed Herewith		
LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)				APPLICANT Robert Kerr et al.			
				FILING DATE Filed Herewith	GROUP Unknown		
U.S. PATENT DOCUMENTS							
*Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
	AA	4,281,448	08/81	Barry et al.	29	577	
	AB	5,930,618	07/99	Sun et al.	438	240	
	AC	5,591,662	01/97	Zambrano	437	57	
	AD	5,899,712	05/99	Choi et al.	438	163	
	AE	4,936,928	06/90	Shaw et al.	148	33.4	
	AF	5,970,360	10/99	Cheng et al.	438	398	
	AG	5,858,832	01/99	Pan	438	230	
	AH	5,866,927	02/99	Cho et al.	257	296	
	AI	5,895,269	04/99	Wang et al.	438	675	
	AJ	6,093,609	07/00	Chuang	438	286	
	AK	6,133,103	10/00	Lee et al.	438	276	
	AL	6,097,103	08/00	Ishigaki	257	903	
FOREIGN PATENT DOCUMENTS							
		Document Number	Date	Country	Class	Subclass	Translation
							Yes No
	AM						
	AN						
	AO						
	AP						
	AQ						
OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)							
	AR						
	AS						
	AT						
EXAMINER				DATE CONSIDERED			
<small>*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.</small>							